Conferences in Research and Practice in Information Technology
  

Online Version - Last Updated - 20 Jan 2012

 

 
Home
 

 
Procedures and Resources for Authors

 
Information and Resources for Volume Editors
 

 
Orders and Subscriptions
 

 
Published Articles

 
Upcoming Volumes
 

 
Contact Us
 

 
Useful External Links
 

 
CRPIT Site Search
 
    

Hardware Acceleration of JPEG2000 Image Compression for Low-Power Embedded Applications

Freeman, D. and Knowles, G.

    JPEG2000 is ideal as the next-generation still image compression standard, and it is expected to replace JPEG for embedded applications such as digital cameras. These typically require low-power operation, so by combining a low-power microprocessor with a hardware accelerator to form a System on Chip (SoC), the burden of rapidly codoing JPEG2000 images is moved to the accelerator. The performance requiremens of the processor are significantly relaxed, leading to lower power consumption and potentially cheaper fabrication. An introduction to the benefits and inner workings of JPEG 2000 is given. In particular, the ideas behind wavelet compression, arithmetic coding and subband sample coding are discussed. In the case of JPEG2000, the MQ coder functions as the arithmetic coder while subband samples are coded using the Embedded Block coding with Optimal Truncation (EBCOT) Algorithm. Both the MQ Coder and EBCOT are implemented in the hardware accelerator, with a complete System on programmable Chip (SoPC) prototype demonstrated here. The prototype runs on an Altera ARM-Based Excalibur chip, type EPXA10F1020C1, tested using the Embedded Linux operating system and custom software. Performance estimates are derived from simulation and synthesis results and they are scalable with the number of block coders used. For the EPX10 chip we obtain 5 megasamples per second, per coder, with a maximum of 20 coders.future work includes adding functionality such as a Discrete Wavelet Transform (DWT) engine, optimising for low power, and fabrication of an Application-Specific Integrated Circuit (AS(IC) which we expect would give between two to five times the performance provided here, depending upon th4e silicon process used.
Cite as: Freeman, D. and Knowles, G. (2003). Hardware Acceleration of JPEG2000 Image Compression for Low-Power Embedded Applications. In Proc. Twenty-Sixth Australasian Computer Science Conference (ACSC2003), Adelaide, Australia. CRPIT, 16. Oudshoorn, M. J., Ed. ACS. 325-331.
pdf (from crpit.com) pdf (local if available) BibTeX EndNote GS
 

 

ACS Logo© Copyright Australian Computer Society Inc. 2001-2014.
Comments should be sent to the webmaster at crpit@scem.uws.edu.au.
This page last updated 16 Nov 2007